专利名称:Method and apparatus for memory retry发明人:George J. Barlow,Raymond D. Bowden,
III,Michelle A. Pence
申请号:US07/593182申请日:19901005公开号:US05210867A公开日:19930511
摘要:Memory retry logic to improve the resilience of system memory operationswith respect to system errors or faults which prevent a memory read operation frombeing completed on a first attempt by allowing the memory to retry the operation once.The memory retry logic detects the occurrence of an improper response from thesystem element requesting a memory read operation when attempting to initiate thesystem bus operation for reading the data from memory to the requesting element and,if an improper response indicating that the requesting element is not accepting the busoperation request is detected, stores the memory operation request and the requesteddata and retries the data transmission on the next available bus cycle. If the memoryreceives an improper response of a specified type during a bus operation of a memoryburst, the memory will terminate the operation and proceed to the next requestedoperation.
申请人:BULL HN INFORMATION SYSTEMS INC.
代理人:Gary D. Clapp,John S. Solakian
更多信息请下载全文后查看
因篇幅问题不能全部显示,请点此查看更多更全内容